

## EXHIBIT 009

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
6. Method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S),	<p>Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Samsung Galaxy Z Flip 4 (hereinafter, the “Samsung product”) performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.</p> <p>The Samsung product includes an integrated circuit. For example, the Samsung product includes the Qualcomm Snapdragon 8+ Gen 1 Mobile Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div style="display: flex; align-items: center;">  <div style="margin-left: 20px;"> <h2 style="font-size: 1.2em; font-weight: bold;">Samsung Galaxy Z Flip4</h2> <p style="font-size: 0.8em; margin: 0;">Powered by Snapdragon 8+ Gen 1 Mobile Platform</p> <p style="font-size: 0.9em; margin: 0;">Get the phone that claps back. The Snapdragon 8+ Gen 1 powered Galaxy Z Flip4 from Samsung Mobile has launched in style. This sleek, pocket-sized smartphone allows you to snap hands-free photos with Flex Cam, makes checking notifications a breeze with its cover screen, and comes in a wide array of colors. Plus, take selfies with the Rear Camera while the Cover Screen gives you a real-time preview. Check yourself from afar with a full-screen view finder, or tap to see the original ratio to make sure everyone is in frame.</p> <p style="font-size: 0.9em; margin-top: 10px;"><a href="https://www.qualcomm.com/snapdragon/device-finder/samsung-galaxy-z-flip4" style="color: #4f81bd;">https://www.qualcomm.com/snapdragon/device-finder/samsung-galaxy-z-flip4</a></p> </div> </div>

---

<sup>1</sup> The Samsung product is charted as a representative product made used, sold, offered for sale, and/or imported by Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>The Snapdragon SoC comprises a plurality of processing modules (M, S), for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU):</p> <div style="display: flex; align-items: center;">  <div style="margin-left: 10px;"> <h1 style="font-size: 2em; color: red;">Snapdragon</h1> <p style="font-size: 1em; color: red;">8+ mobile platform Gen 1</p> </div> <div style="flex-grow: 1; margin-left: 20px;"> <p style="color: #4f81bd; font-weight: bold;">SPECIFICATIONS &amp; FEATURES</p> <hr/> <div style="display: grid; grid-template-columns: 1fr 1fr 1fr; gap: 10px;"> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>Artificial Intelligence</b></p> <ul style="list-style-type: none"> <li>Qualcomm® Adreno™ GPU</li> <li>Qualcomm® Kryo™ CPU</li> <li>Qualcomm® Hexagon™ Processor           <ul style="list-style-type: none"> <li>• Fused AI Accelerator               <ul style="list-style-type: none"> <li>• Hexagon Tensor Accelerator</li> <li>• Hexagon Vector eXtensions</li> <li>• Hexagon Scalar Accelerator</li> </ul> </li> <li>• Support for mix precision( INT8+INT16)</li> <li>• Support for all precisions (INT8, INT16, FP16)</li> </ul> </li> <li>Qualcomm® Sensing Hub</li> </ul> </div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>5G Modem-RF System</b></p> <ul style="list-style-type: none"> <li>Snapdragon® X65 5G Modem-RF System           <ul style="list-style-type: none"> <li>• 5G mmWave and sub-6 GHz, standalone</li> <li>• (SA) and non-standalone (NSA) modes, FDD, TDD</li> <li>• Dynamic Spectrum Sharing</li> <li>• mmWave: 8 carriers, 2x2 MIMO</li> <li>• Sub-6 GHz: 4x4 MIMO</li> <li>• Qualcomm® 5G PowerSave 2.0</li> <li>• Qualcomm® Smart Transmit™ 2.0 technology</li> <li>• Qualcomm® Wideband Envelope Tracking</li> <li>• Qualcomm® AI-Enhanced Signal Boost</li> <li>• Global 5G multi-SIM</li> </ul> </li> <li>Downlink: Up to 10 Gbps</li> <li>Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, CDMA 1x, EV-DO, GSM/EDGE</li> </ul> </div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>Camera</b></p> <ul style="list-style-type: none"> <li>Qualcomm Spectra™ Image Signal Processor           <ul style="list-style-type: none"> <li>• Triple 18-bit ISPs</li> <li>• Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP)</li> <li>• Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 200 Megapixel Photo Capture</li> </ul> </li> <li>Rec. 2020 color gamut photo and video capture</li> <li>Up to 10-bit color depth photo and video capture</li> <li>8K HDR Video Capture + 64 MP Photo Capture</li> <li>10-bit HEI™: HEIC photo capture, HEVC video capture</li> <li>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</li> <li>8K HDR Video Capture @ 30 FPS</li> <li>4K Video Capture @ 120 FPS</li> <li>Slow-mo video capture at 720p @ 960 FPS</li> <li>Bokeh Engine for Video Capture</li> <li>Video super resolution</li> <li>Multi-frame Noise Reduction (MFNR)</li> <li>Locally Motion Compensated Temporal Filtering</li> <li>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</li> <li>AI-based face detection, auto-focus, and</li> </ul> </div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>CPU</b></p> <ul style="list-style-type: none"> <li>Kryo CPU           <ul style="list-style-type: none"> <li>• Up to 3.2 GHz*, with Arm Cortex-X2 technology</li> <li>• 64-bit Architecture</li> </ul> </li> </ul> </div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>Visual Subsystem</b></p> <ul style="list-style-type: none"> <li>Adreno GPU           <ul style="list-style-type: none"> <li>• Vulkan® 1.1 API support</li> <li>• HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> <li>• Physically Based Rendering</li> <li>• Volumetric Rendering</li> <li>• Adreno Frame Motion Engine</li> <li>• API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1</li> <li>• Hardware-accelerated H.265 and VP9 decoder</li> <li>• HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision</li> </ul> </li> </ul> </div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;"> <p><b>Security</b></p> <ul style="list-style-type: none"> <li>Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU)</li> <li>Trust Management Engine</li> <li>Qualcomm® wireless edge services (WES) and premium security features</li> <li>Qualcomm® 3D Sonic Sensor and Qualcomm® 3D Sonic Max (fingerprint sensor)</li> <li>Qualcomm® Type-1 Hypervisor</li> </ul> </div> </div> </div> </div>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>Wi-Fi &amp; Bluetooth*</b></p> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> <li>• Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), Wi-Fi 5 (802.11ac), 802.11a/b/g/n</li> <li>• Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz, 6 GHz</li> <li>• Peak speed: 3.6 Gbps</li> <li>• Channel Bandwidth: 20/40/80/160 MHz</li> <li>• 8-stream sounding (for 8x8 MU-MIMO)</li> <li>• MIMO Configuration: 2x2 (2-stream)</li> <li>• MU-MIMO (Uplink &amp; Downlink)</li> <li>• 4K QAM</li> <li>• OFDMA (Uplink &amp; Downlink)</li> <li>• 4-Stream (2x2 + 2x2) Dual Band Simultaneous (DBS)</li> <li>• Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal</li> </ul> <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> <li>• Bluetooth Features: Bluetooth® 5.3, LE Audio, Dual Bluetooth antennas</li> <li>• Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio</li> </ul> <p><a href="http://snapdragon.com">snapdragon.com</a></p> <div style="background-color: black; color: white; padding: 10px; font-size: small;"> <p>*Snapdragon 8+ Gen1 Mobile Platform also available in 3 GHz CPU version. Maximum CPU speed will vary based on platform version. Consult OEM specifications for device CPU speed.</p> <p>Certain optional features available subject to carrier and OEM selection for an additional fee.</p> <p>Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Smart Transmit, Qualcomm Wideband Envelope Tracking, Qualcomm AI-Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Aqstic, Qualcomm 3D Sonic Sensor, Qualcomm Type-1 Hypervisor, Qualcomm Adreno, Qualcomm Sensing Hub, Qualcomm 3D Sonic Max, Qualcomm FastConnect, Snapdragon Sound, Qualcomm aptX, Snapdragon Elite Gaming, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries.</p> <p>Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kryo, Smart Transmit, Qualcomm Spectra, Qualcomm Aqstic, Snapdragon Sight, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd.</p> <p>©2022 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</p> </div> <p><a href="https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-plus-Gen-1-Product-Brief.pdf">https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-plus-Gen-1-Product-Brief.pdf</a></p> <p>The Snapdragon SoC included in the Samsung product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) for communication service mapping:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Qualcomm</p> <p></p> <p>Arteris-developed NoC technology is the backbone of <b>Snapdragon application processors &amp; LTE modems</b>, Atheros wireless connectivity SoCs, and CSR IoT products.</p> <p><a data-bbox="705 838 874 856" href="#">LEARN MORE »</a></p>

<https://web.archive.org/web/20210514110614/https://www.arteris.com/customers>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Certain Arteris Technology Assets Acquired</p> <p>by <b>Kurt Shuler</b>, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p><b>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.”</b></p> <p style="text-align: right;"><b>ARTERIS IP</b></p> <p style="text-align: center;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p><u><a href="https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31">https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31</a></u>;  <u><a href="https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team">https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</a></u></p> <p>The Arteris NoC performs communication service mapping in the Snapdragon SoC included in the Samsung product.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	
	<p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
wherein at least one first of said processing modules (M) requests at least	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, at least one first of said processing modules (M) of the Snapdragon SoC included in the Samsung product utilizes the Arteris NoC to request at least one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification wherein said at least one communication service identification comprises at least


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
<p>one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification, wherein said at least one communication service identification comprises at least one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region</p>	<p>one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region within said one or more second processing modules (S), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC utilized by the Snapdragon SoC included in the Samsung product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
within said one or more second processing modules (S),	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
 "Integrated circuit and method of communication service mapping"

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
“Integrated circuit and method of communication service mapping”

	<p>maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in <a href="#">Figure 11.1</a>) defines the following signals:</p> <ul style="list-style-type: none"><li>• <b>Data</b>—Data word of the width specified at design-time.</li><li>• <b>Frm</b>—When asserted high, indicates that a packet is being transmitted.</li><li>• <b>Head</b>—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.</li><li>• <b>TailOfs</b>—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.</li><li>• <b>Pres.</b>—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in <a href="#">Figure 11.2</a>).</li><li>• <b>Vld</b>—Data valid: when asserted high, indicates that a word is being transmitted.</li><li>• <b>RxRdy</b>—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.</li></ul> <p>This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.</p>
--	---

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>		
	Field	Size	Function
<i>Id.</i> at 313-314.			
As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":			
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit



**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>																					
	<table border="0"> <tr> <td style="padding-right: 20px;">StartOfs</td> <td>2 bits</td> <td>Start offset</td> </tr> <tr> <td>StopOfs</td> <td>2 bits</td> <td>Stop offset</td> </tr> <tr> <td>WrpSize</td> <td>4 bits</td> <td>Wrap size</td> </tr> <tr> <td>Rsv</td> <td>Variable</td> <td>Reserved</td> </tr> <tr> <td>CtlId</td> <td>4 bits/3 bits</td> <td>Control identifier, for control packets only</td> </tr> <tr> <td>CtlInfo</td> <td>Variable</td> <td>Control information, for control packets only</td> </tr> <tr> <td>EvtId</td> <td>User defined</td> <td>Event identifier, for event packets only</td> </tr> </table> <hr/> <div style="text-align: center;"> <p>The diagram illustrates the NTTP packet structure. It shows two header formats: Header/Necker and Header/Data. The Header/Necker format includes fields for Info (29-28), Len (25-24), Master Address (15-14), Slave Address (5-4), Prs (3), and Opcode (0). The Necker part contains Tag and Err fields. The Data part consists of multiple Data Byte fields, each with a BE (Byte Order) indicator. The Header/Data format includes fields for Rsv (32), Len (31-30), Info (27-26), Tag (20-19), Master Address (14-13), Prs (5-4), and Opcode (3). The Data part consists of multiple Data fields, each with a CE (Cache Exclusive) indicator.</p> </div> <p><b>FIGURE 11.2</b>  NTTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p>	StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only
StartOfs	2 bits	Start offset																				
StopOfs	2 bits	Stop offset																				
WrpSize	4 bits	Wrap size																				
Rsv	Variable	Reserved																				
CtlId	4 bits/3 bits	Control identifier, for control packets only																				
CtlInfo	Variable	Control information, for control packets only																				
EvtId	User defined	Event identifier, for event packets only																				


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.
comprising the steps of:  coupling said plurality of processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,	The Arteris NoC utilized by the Snapdragon SoC included in the Samsung product couples the plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine of equivalents.  The Arteris NoC couples the plurality of processing modules in the Snapdragon SoC included in the Samsung product by an interconnect means. A large SoC, such as the Snapdragon SoC included in the Samsung product may include multiple classes of Arteris NoC interconnect:

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 style="color: red; text-align: center;">Logical Interconnect Topology Development</h2> <p style="text-align: center;">FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <p style="text-align: right;"> <b>Main Noc</b>    <b>Service NoC</b>    <b>Memory NoC</b>    <b>Video NoC</b>   </p> <ul style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect       <ul style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> <p style="text-align: center;"> <span style="font-size: small;">ARTERIS IP</span>      ISPD 2018, 28 March 2018      Copyright © 2018 Arteris IP   9   </p> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p> <p>The Arteris NoC enables a connection based communication having a set of connection properties.</p> <p>For example, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path."</p>  <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
“Integrated circuit and method of communication service mapping”

	<p>maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in <a href="#">Figure 11.1</a>) defines the following signals:</p> <ul style="list-style-type: none"><li>• <b>Data</b>—Data word of the width specified at design-time.</li><li>• <b>Frm</b>—When asserted high, indicates that a packet is being transmitted.</li><li>• <b>Head</b>—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.</li><li>• <b>TailOfs</b>—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.</li><li>• <b>Pres.</b>—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in <a href="#">Figure 11.2</a>).</li><li>• <b>Vld</b>—Data valid: when asserted high, indicates that a word is being transmitted.</li><li>• <b>RxRdy</b>—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.</li></ul> <p>This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.</p>
--	---

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>Id.</i> at 313-314.</p> <p>As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (<a href="#">Figures 11.1</a> and <a href="#">11.2</a>). The pressure</p>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 315-316.</p> <p>Connections within the Arteris NoC interconnect may be defined by a connectivity table:</p> <p style="color: red; font-size: 1.5em;">Connectivity Map → Interconnect Connections → Layout</p>  <ul style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
"Integrated circuit and method of communication service mapping"

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>						
	<p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:</p> <p><b>Memory NoC: Interconnect Topology – Traffic Classes</b></p> <p>Classify your IP connections per class of traffic:</p> <table border="1" data-bbox="538 816 1123 943"> <tr> <td data-bbox="544 820 711 850"><b>Best Effort (BE)</b></td> <td data-bbox="711 820 1115 850">Image system</td> </tr> <tr> <td data-bbox="544 861 711 892"><b>Low Latency (LL)</b></td> <td data-bbox="711 861 1115 892">SRAM</td> </tr> <tr> <td data-bbox="544 904 711 933"><b>High Bandwidth (HB)</b></td> <td data-bbox="711 904 1115 933">Main/Coherency</td> </tr> </table>  <p>The diagram shows a traffic classification matrix for Arteris NoC. On the left, there are three columns labeled 'Column', 'Row', and 'Modifications' with 'Defer' and 'Clr' buttons. Below these are five rows: 'CSI/I/O', 'DSI/I/O', 'FromCohNoCMem/I/O', 'FromMainNoC/I/O', and 'ISP/I/O'. To the right of each row is a column of four boxes representing traffic classes: BE, BE, BE, BE. The 'FromCohNoCMem/I/O' and 'FromMainNoC/I/O' rows have some boxes colored purple and one checked green. The 'ISP/I/O' row has all four boxes colored yellow. Above the matrix, diagonal labels indicate traffic classes: SRAM/T/0, Schej0/T/0, Schej1/T/0, Schej2/T/0, Schej3/T/0, and S.</p>	<b>Best Effort (BE)</b>	Image system	<b>Low Latency (LL)</b>	SRAM	<b>High Bandwidth (HB)</b>	Main/Coherency
<b>Best Effort (BE)</b>	Image system						
<b>Low Latency (LL)</b>	SRAM						
<b>High Bandwidth (HB)</b>	Main/Coherency						

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>																																																																																									
	<p>Memory NoC:  <b>Traffic classes are mapped onto logical interconnect topology</b></p>  <table border="1" data-bbox="549 391 1182 864"> <tr> <td>Column</td> <td>Row</td> <td>Modifications</td> <td colspan="4">SRAM/T/0</td> <td colspan="4">Sched0/T/0</td> <td colspan="4">Sched1/T/0</td> <td colspan="4">Sched2/T/0</td> <td colspan="4">Sched3/T/0</td> </tr> <tr> <td>CSI/I/O</td> <td>DSI/I/O</td> <td>Defer</td> <td>BE</td><td>BE</td><td>BE</td><td>BE</td> <td>BE</td><td>BE</td><td>BE</td> <td>BE</td><td>BE</td><td>BE</td> <td>BE</td><td>BE</td><td>BE</td> <td>BE</td><td>BE</td><td>BE</td> <td>BE</td><td>BE</td><td>BE</td> </tr> <tr> <td>FromCohNoCMem/I/O</td> <td>FromMainNoC/I/O</td> <td></td> <td>LL</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>LL</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td><td>HB</td> </tr> <tr> <td>ISP/I/O</td> <td></td> <td></td> <td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td><td>BE</td> </tr> </table>	Column	Row	Modifications	SRAM/T/0				Sched0/T/0				Sched1/T/0				Sched2/T/0				Sched3/T/0				CSI/I/O	DSI/I/O	Defer	BE	FromCohNoCMem/I/O	FromMainNoC/I/O		LL	HB	HB	HB	HB	HB	HB	LL	HB	ISP/I/O			BE																																														
Column	Row	Modifications	SRAM/T/0				Sched0/T/0				Sched1/T/0				Sched2/T/0				Sched3/T/0																																																																							
CSI/I/O	DSI/I/O	Defer	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE																																																																					
FromCohNoCMem/I/O	FromMainNoC/I/O		LL	HB	HB	HB	HB	HB	HB	LL	HB	HB	HB																																																																													
ISP/I/O			BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE																																																																					


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 style="color: red; text-align: center;">Memory Access Traffic Classes</h2> <ul style="list-style-type: none"> <li>• Cache Coherent (CC) within Compute Cluster</li> <li>• Low Latency (LL) to SRAM</li> <li>• High Bandwidth (HB) to DRAM &amp; Cache Fill</li> <li>• Best Effort (BE) for Peripherals &amp; DMA</li> <li>• QoS for Video</li> <li>• Multiple functional NoCs interacting</li> <li>• Physically Constrained</li> </ul> <p style="text-align: center;">ARTERIS IP</p> <p style="text-align: center;">ISPD 2018, 28 March 2018</p> <p style="text-align: right;">Copyright © 2018 Arteris IP   11</p>
controlling the communication between said at least one first of said plurality of	The Arteris NoC utilized by the Snapdragon SoC included in the Samsung product controls the communication between said at least one first of said plurality of processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules, either literally or under the doctrine of equivalents.

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
<p>processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules,</p>	<p>For example, the Arteris NoC used by the Snapdragon SoC included in the Samsung product has “Network Interface Units (NIU) connecting IP blocks to the network” with “[i]nterface units for OCP, AMBA AHB, APB, and AXI protocols [...] provided.”</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311.</p> <p>In the Arteris NoC, “[t]ransaction layer services are provided to the nodes at the periphery of the NoC by special units called Network Interface Units (NIUs).”</p> <p><i>Id.</i></p> <p>In the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>In the Arteris NoC, “transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols”:</p>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU’s Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p><i>Id.</i> at 312-313.</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
<p>mapping the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification.</p>	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Samsung product maps the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Samsung product, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
“Integrated circuit and method of communication service mapping”

	<p>maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in <a href="#">Figure 11.1</a>) defines the following signals:</p> <ul style="list-style-type: none"><li>• <b>Data</b>—Data word of the width specified at design-time.</li><li>• <b>Frm</b>—When asserted high, indicates that a packet is being transmitted.</li><li>• <b>Head</b>—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.</li><li>• <b>TailOfs</b>—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.</li><li>• <b>Pres.</b>—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in <a href="#">Figure 11.2</a>).</li><li>• <b>Vld</b>—Data valid: when asserted high, indicates that a word is being transmitted.</li><li>• <b>RxRdy</b>—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.</li></ul> <p>This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.</p>
--	---

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>		
	Field	Size	Function
<i>Id.</i> at 313-314.			
As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":			
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>																					
	<table border="0"> <tr> <td>StartOfs</td> <td>2 bits</td> <td>Start offset</td> </tr> <tr> <td>StopOfs</td> <td>2 bits</td> <td>Stop offset</td> </tr> <tr> <td>WrpSize</td> <td>4 bits</td> <td>Wrap size</td> </tr> <tr> <td>Rsv</td> <td>Variable</td> <td>Reserved</td> </tr> <tr> <td>CtlId</td> <td>4 bits/3 bits</td> <td>Control identifier, for control packets only</td> </tr> <tr> <td>CtlInfo</td> <td>Variable</td> <td>Control information, for control packets only</td> </tr> <tr> <td>EvtId</td> <td>User defined</td> <td>Event identifier, for event packets only</td> </tr> </table>  <p>The diagram illustrates the NTTP packet structure. It shows two header formats and data fields. The first header is 35 bits long and includes fields for Info, Len, Master Address, Slave Address, Prs, and Opcode. It also includes Necker and Data fields. The second header is 32 bits long and includes fields for Rsv, Len, Info, Tag, Master Address, Prs, and Opcode. It also includes Data fields.</p> <p><b>FIGURE 11.2</b>  NTTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p>	StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only
StartOfs	2 bits	Start offset																				
StopOfs	2 bits	Stop offset																				
WrpSize	4 bits	Wrap size																				
Rsv	Variable	Reserved																				
CtlId	4 bits/3 bits	Control identifier, for control packets only																				
CtlInfo	Variable	Control information, for control packets only																				
EvtId	User defined	Event identifier, for event packets only																				

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.</p> <p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (<a href="#">Figures 11.1</a> and <a href="#">11.2</a>). The pressure</p>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<p>* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 315-316.</p> <p>Connections within the Arteris NoC interconnect may be defined by a connectivity table:</p> <p style="color: red; font-size: 1.5em;">Connectivity Map → Interconnect Connections → Layout</p>  <ul style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul>


**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>																														
	<p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:</p> <p style="color: red; font-size: 1.5em; margin-top: 20px;"><b>Memory NoC: Interconnect Topology – Traffic Classes</b></p> <p>Classify your IP connections per class of traffic:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">Best Effort (BE)</td> <td style="padding: 2px;">Image system</td> </tr> <tr> <td style="padding: 2px;">Low Latency (LL)</td> <td style="padding: 2px;">SRAM</td> </tr> <tr> <td style="padding: 2px;">High Bandwidth (HB)</td> <td style="padding: 2px;">Main/Coherency</td> </tr> </table> <div style="display: flex; align-items: center; justify-content: space-between; width: 100%;"> <div style="flex-grow: 1;"> <table border="1" style="border-collapse: collapse; width: 100%; border: none;"> <tr> <td style="border: none; padding: 2px;">Column</td> <td style="border: none; padding: 2px; width: 100px;"> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/> </td> <td style="border: none; padding: 2px; text-align: right;">Clr</td> </tr> <tr> <td style="border: none; padding: 2px;">Row</td> <td style="border: none; padding: 2px; width: 100px;"> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/> </td> <td style="border: none; padding: 2px; text-align: right;">Clr</td> </tr> <tr> <td style="border: none; padding: 2px;">Modifications</td> <td style="border: none; padding: 2px; width: 100px;"> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Defer"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Clr"/> </td> <td style="border: none; padding: 2px;"></td> </tr> <tr> <td style="border: none; padding: 2px;">CSI/I/O</td> <td style="border: none; padding: 2px; width: 100px;"></td> <td style="border: none; padding: 2px; text-align: right;">BE BE BE BE</td> </tr> <tr> <td style="border: none; padding: 2px;">DSI/I/O</td> <td style="border: none; padding: 2px; width: 100px;"></td> <td style="border: none; padding: 2px; text-align: right;">BE BE BE BE</td> </tr> <tr> <td style="border: none; padding: 2px;">FromCohNoCMem/I/O</td> <td style="border: none; padding: 2px; width: 100px; text-align: right;">LL</td> <td style="border: none; padding: 2px; text-align: right;">HB HB HB HB ✓</td> </tr> <tr> <td style="border: none; padding: 2px;">FromMainNoC/I/O</td> <td style="border: none; padding: 2px; width: 100px; text-align: right;">LL</td> <td style="border: none; padding: 2px; text-align: right;">HB HB HB HB ✓</td> </tr> <tr> <td style="border: none; padding: 2px;">ISP/I/O</td> <td style="border: none; padding: 2px; width: 100px; text-align: right;"> </td> <td style="border: none; padding: 2px; text-align: right;">BE BE BE BE</td> </tr> </table> </div> <div style="flex-grow: 0; margin-left: 20px;"> </div> </div>	Best Effort (BE)	Image system	Low Latency (LL)	SRAM	High Bandwidth (HB)	Main/Coherency	Column	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/>	Clr	Row	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/>	Clr	Modifications	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Defer"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Clr"/>		CSI/I/O		BE BE BE BE	DSI/I/O		BE BE BE BE	FromCohNoCMem/I/O	LL	HB HB HB HB ✓	FromMainNoC/I/O	LL	HB HB HB HB ✓	ISP/I/O		BE BE BE BE
Best Effort (BE)	Image system																														
Low Latency (LL)	SRAM																														
High Bandwidth (HB)	Main/Coherency																														
Column	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/>	Clr																													
Row	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Up"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Down"/>	Clr																													
Modifications	<input style="width: 100%; height: 100%; border: none; background-color: transparent; border-bottom: 1px solid black;" type="button" value="Defer"/> <input style="width: 100%; height: 100%; border: none; background-color: transparent; border-top: 1px solid black;" type="button" value="Clr"/>																														
CSI/I/O		BE BE BE BE																													
DSI/I/O		BE BE BE BE																													
FromCohNoCMem/I/O	LL	HB HB HB HB ✓																													
FromMainNoC/I/O	LL	HB HB HB HB ✓																													
ISP/I/O		BE BE BE BE																													

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**"Integrated circuit and method of communication service mapping"**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>																								
	<p>Memory NoC:  <b>Traffic classes are mapped onto logical interconnect topology</b></p>  <table border="1" data-bbox="549 391 1182 864"> <tr> <td>Column</td> <td>CSR</td> <td>Clr</td> </tr> <tr> <td>Row</td> <td>CSR</td> <td>Clr</td> </tr> <tr> <td>Modifications</td> <td>Defer</td> <td>Clr</td> </tr> <tr> <td>CSI/I/O</td> <td>BE BE BE BE</td> <td></td> </tr> <tr> <td>DSI/I/O</td> <td>BE BE BE BE</td> <td></td> </tr> <tr> <td>FromCohNoCMem/I/O</td> <td>LL HB HB HB HB ✓</td> <td></td> </tr> <tr> <td>FromMainNoC/I/O</td> <td>LL HB HB HB HB ✓</td> <td></td> </tr> <tr> <td>ISP/I/O</td> <td>BE BE BE BE</td> <td></td> </tr> </table>	Column	CSR	Clr	Row	CSR	Clr	Modifications	Defer	Clr	CSI/I/O	BE BE BE BE		DSI/I/O	BE BE BE BE		FromCohNoCMem/I/O	LL HB HB HB HB ✓		FromMainNoC/I/O	LL HB HB HB HB ✓		ISP/I/O	BE BE BE BE	
Column	CSR	Clr																							
Row	CSR	Clr																							
Modifications	Defer	Clr																							
CSI/I/O	BE BE BE BE																								
DSI/I/O	BE BE BE BE																								
FromCohNoCMem/I/O	LL HB HB HB HB ✓																								
FromMainNoC/I/O	LL HB HB HB HB ✓																								
ISP/I/O	BE BE BE BE																								

**U.S. Patent No. 7,594,052 (Radulescu & Goossens)**  
**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 style="color: red; text-align: center;">Memory Access Traffic Classes</h2>  <ul style="list-style-type: none"> <li>• <b>Cache Coherent (CC)</b> within Compute Cluster</li> <li>• <b>Low Latency (LL)</b> to SRAM</li> <li>• <b>High Bandwidth (HB)</b> to DRAM &amp; Cache Fill</li> <li>• <b>Best Effort (BE)</b> for Peripherals &amp; DMA</li> <li>• QoS for Video</li> <li>• Multiple functional NoCs interacting</li> <li>• Physically Constrained</li> </ul> <p style="text-align: center;"><b>ARTERIS IP</b></p> <p style="text-align: center;">ISPD 2018, 28 March 2018</p> <p style="text-align: right;">Copyright © 2018 Arteris IP   11</p> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slides 11, 13, 16.</p>